By Topic

A CMOS 16-bit 20MSPS analog front end for scanner/MFP applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Seung-Bin You ; Electron. Eng. Dept., Korea Univ., Seoul, South Korea ; Jae-Whui Kim ; Suki Kim

This paper presents a monolithic 16-bit analog front end (AFE) chip for CCD/CIS scanners and multifunction peripheral (MFP) systems incorporating a 16-bit analog-to-digital converter (ADC), a 3-channel high resolution correlated double sampler (CDS), a programmable gain amplifier (PGA) and an on-chip voltage reference. The proposed AFE, fabricated in a Samsung Electronics Corporation's (SEC's) 0.35 μm CMOS process, occupies an active area of 8mm2 and consumes 300 mW at a 3 V supply. For the full signal path (CDS-PGA-ADC), no missing code is guaranteed at a 16-bit resolution and typical differential nonlinearity (DNL) and integral nonlinearity (INL) are +1.3/-0.92 LSB and +6.7/-16.6 LSB, respectively.

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:49 ,  Issue: 3 )