Simulation of nanofloating gate memory with high-k stacked dielectrics

Scaling of conventional floating gate nonvolatile memory cells towards the nanometer range is jeopardized by the lack of scalability of the tunnel oxide. In this paper, we discuss the advantages of using high-k materials for nanofloating gate memory structures by means of numerical device simulations.