By Topic

Design methodologies for high-speed CMOS photoreceiver front-ends

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tissafi-Drissi, F. ; Lab. of Electron., Optoelectronics & Microsyst., Ecole Centrale de Lyon, Ecully, France ; O'Connor, I. ; Mieyeville, F. ; Gaffiot, F.

A hierarchical design methodology for wide bandwidth photoreceiver front-ends is presented in this paper. We propose a unified approach for both optoelectronic and electronic components in the front-end, capable of improving system performance with respect to traditional segregated design flows. Based on a synthesis platform aimed at fast multi-domain system design automation, we optimize photodiode structure and CMOS transimpedance amplifiers for different technology nodes with accurate performance prediction.

Published in:

Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings. 16th Symposium on

Date of Conference:

8-11 Sept. 2003