By Topic

Automatic generation of 1-of-M QDI asynchronous adders

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Fragoso, J. ; TIMA Lab., Grenoble, France ; Sicard, G. ; Renaudin, M.

This paper presents generalized structures to design 1-of-M QDI (quasi delay-insensitive) asynchronous adders. These structures allow one to design from simple ripple-carry adders to faster parallel-prefix adders. The proposed method is fully automated and integrated in the TAST (TIMA asynchronous synthesis tool) tools suite. This work also demonstrates that the most widely used dual-rail encoding (binary representation in QDI circuits) is not the best solution for number representation in asynchronous circuits. According to the domain of values to be represented, increasing the base leads to parallel-prefix adders with lower area, delay and power consumption. Hence, this work enables the designer to optimize his/her design by choosing the appropriated 1-of-M number representation.

Published in:

Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings. 16th Symposium on

Date of Conference:

8-11 Sept. 2003