By Topic

A fast IP-core integration methodology for SoC design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
5 Author(s)
J. Ad. 'O. Filho ; Centre for Informatics, Univ. Fed. de Pernambuco, Brazil ; M. E. de Lima ; P. R. Maciel ; J. Moura
more authors

The system on a chip (SoC) has become a reality, hosting the design of complex circuits into a single programmable device, supporting different cores for microprocessors, interfaces, buses, etc. However, the automatic inclusion of new general cores, from different providers, via a standard bus still needs a reliable interface mechanism to guarantee the correct protocol conversion and performance. This work presents a CAD tool to cope with this problem, based on a Petri net protocol conversion approach in a high level behavioral specification, focusing on bus planning and core integration.

Published in:

Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings. 16th Symposium on

Date of Conference:

8-11 Sept. 2003