By Topic

A development and simulation environment for a floating point operations FPGA based accelerator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Bera, M. ; Dip. di Informatica e Sistemistica, Universita di Pavia, Italy ; Danese, G. ; De Lotto, I. ; Leporati, F.
more authors

Exploiting hardware devoted to a specific application requires a proper programming support, like libraries allowing a simple interface with the device. As a complementary design, a dedicated device language might be developed to make its programming easier. In previous works by G. Danese et al. (2002) and G. Danese et al. (2003) we presented the architecture of a floating point operations accelerator based on Field Programmable Gate Array (FPGA) technology. In this paper we describe the development environment which allows writing, translating and simulating instruction sequences written in a language specifically conceived and designed for that device.

Published in:

Digital System Design, 2003. Proceedings. Euromicro Symposium on

Date of Conference:

1-6 Sept. 2003