Referenced Items are not available for this document.
Carbon Nanotube Field-Effect Transistors (CNFETs) are being extensively studied as possible successors to CMOS. Novel device structures have been fabricated and device simulators have been developed to estimate their performance in a sub-10 nm transistor era. This paper presents a novel circuit-compatible modeling of CNFETs in their ultimate performance limit. The model so developed has been used to simulate arithmetic and logic blocks using HSPICE.
Published in:
Nanotechnology, 2003. IEEE-NANO 2003. 2003 Third IEEE Conference on
(Volume:1
)
Date of Conference: 12-14 Aug. 2003
- Page(s):
- 343 - 346 vol.2
- Print ISBN:
- 0-7803-7976-4
- INSPEC Accession Number:
- 7824669
- Digital Object Identifier :
- 10.1109/NANO.2003.1231788
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
