By Topic

An efficient approach to SoC wrapper design, TAM configuration and test scheduling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Pouget, J. ; Embedded Syst. Lab., Linkoping Univ., Sweden ; Larsson, E. ; Zebo Peng ; Flottes, M.-L.
more authors

Test application time and core accessibility are two major issues in system-on-chip (SoC) testing. The test application time must be minimised and a test access mechanism (TAM) must be developed to transport test data to and from the cores. In this paper, we present an approach to design a core level test interface (wrapper) taking into account the P1500 restrictions, and to design a TAM architecture and its associated test schedule using a fast and efficient heuristic. A useful and new feature of our approach is that it also supports the testing of interconnections while considering power dissipation, test conflicts and precedence constraints. Another feature of our approach is that the TAM is designed with a central bus architecture, which is a generalisation of the TestBus architecture. The advantages and drawbacks of our approach are discussed and the proposed architecture and heuristic are validated with experiments.

Published in:

Test Workshop, 2003. Proceedings. The Eighth IEEE European

Date of Conference:

25-28 May 2003