By Topic

Closing the SoC design gap

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Henkel, J. ; NEC Labs., Princeton, NJ, USA

Current mainstream system-on-chip (SoC) designs do not yet fully exploit the 100 million transistors per chip possible with today's mainstream silicon technology. System-level design and extensible processors can bridge the gap between silicon technology and actual SoC complexities. However, SoCs comprising 1,000 processors at a billion transistors by the end of the decade will require research advances in key areas like ESL design methodologies and NoC architectures.

Published in:

Computer  (Volume:36 ,  Issue: 9 )