By Topic

Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Schmid, A. ; Microelectron. Syst. Lab., Swiss Fed. Inst. of Technol., Lausanne, Switzerland ; Leblebici, Y.

This paper addresses the functional robustness and fault-tolerance capability of very-deep submicron CMOS and single-electron transistor (SET) circuits. A set of guidelines is identified for the design of very high-density digital systems using inherently unreliable and error-prone devices. Empirical results based on SPICE simulations show that the proposed design method improves fault immunity at transistor level. Graceful degradation of circuit performance allows recovery of information, where classical circuits would fail.

Published in:

Nanotechnology, 2003. IEEE-NANO 2003. 2003 Third IEEE Conference on  (Volume:2 )

Date of Conference:

12-14 Aug. 2003