Parallel decoding cyclic burst error correcting codes

Burst error correcting codes have traditionally been decoded using linear feedback shift registers (LFSR). However, these sequential decoding schemes are not suitable for applications where a high speed parallel decoding employing only combinational logic circuitry is required. This paper presents a simplified method for parallel decoding burst error correcting cyclic codes, which does not involve any matrix inversions.