By Topic

A novel low-voltage low-power 5.8 GHz CMOS down-conversion mixer design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xuezhen Wang ; Dept. of Electr. & Comput. Eng., Iowa State Univ., Iowa City, IA, USA ; Weber, R.

This paper presents a 5.8 GHz low voltage and low power down-conversion mixer design integrated in a TSMC 0.18 μm CMOS process. The proposed method features that an RF input stage converts the RF input voltage to current, which is coupled to the core of Gilbert Cell using current source transistor at bottom and furthermore reduces the supply voltage. The LO frequency is at 5.6 GHz. The designed mixer requires only a 1.5 V supply voltage and consumes 6.89 mW DC power. At 5.8 GHz, this mixer has single-sideband noise figure (SSB NF) of 14.3 dB, with input return loss of -18.6 dB, third-order input intercept point (IIP3) of -2.94 dBm, and conversion gain of 7 dB.

Published in:

Radio and Wireless Conference, 2003. RAWCON '03. Proceedings

Date of Conference:

10-13 Aug. 2003