By Topic

Micro-architecture generation and simulation from high-level synthesis environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Benmohammed, M. ; Dept. of Comput. Sci., Univ. of Cne, Constantine, Algeria ; Bourahla, M. ; Merniz, S.

Summary form only given, as follows. Existing techniques in high-level synthesis mostly assume a simple controller architecture model in the form of a single FSM. However, in reality more complex controller architectures are often used. On the other hand, in the case of programmable processors, the controller architecture is largely defined by the available control-flow instructions in the instruction set. With the wider acceptance of behavioral synthesis, the application of these methods for the design of programmable controllers is of fundamental importance in embedded system technology. We describe an important extension of an existing architectural synthesis system targeting the generation and simulation of ASIP reprogrammable architectures. The designer can then generate both style of architecture, hardwired and programmable, using the same synthesis system and can quickly simulate and evaluate the trade-offs of hardware decisions.

Published in:

Computer Systems and Applications, 2003. Book of Abstracts. ACS/IEEE International Conference on

Date of Conference:

14-18 July 2003