By Topic

Backend processing for wafer level chip scale packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hunt, J.R. ; Adv. Semicond. Eng., Inc., Tempe, AZ, USA

As the electronics industry has continued its pursuit of miniaturization at the IC, package, card and system levels; high-density packaging technologies have been developing at an ever increasing rate to provide these smaller, lighter, faster, and cheaper packages and sub-systems. To achieve this greater functionality per unit volume for portable and miniature electronic assemblies, Wafer Level Chip Scale Packaging (WLCSP) has become an important packaging alternative for the electronics industry. Within the next year, volumes of WLCSP product are expected to increase more than twofold. As WLCSPs are limited to relatively small die, the number of die per 200 mm wafer can range from 2 K die per wafer to over 20 K die per wafer. This creates the requirement for the backend processing of extremely high volumes of WLCSP die. The processes and equipment have had to evolve rapidly in order to accommodate the processing and inspection of these large volumes of WLCSP die product.

Published in:

Electronics Manufacturing Technology Symposium, 2003. IEMT 2003. IEEE/CPMT/SEMI 28th International

Date of Conference:

16-18 July 2003