By Topic

Design of a high-density multiple-valued content-addressable memory based on floating-gate MOS devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hanyu, T. ; Dept. of Electron. Eng., Tohoku Univ., Sendai, Japan ; Higuchi, T.

A high-density, VLSI-oriented cellular associative memory for real-time numeric and nonnumeric computation is presented. Three kinds of basic search operations, which are parallel by word and serial by digit slice, are considered. A search word and memory words are encoded to several discrete values so that the number of digits to perform comparisons while searching can be greatly reduced. A multiple-valued down literal circuit of two variables, which is the basic building block for a compact content-addressable memory (CAM), can be implemented using a floating-gate MOS transistor whose threshold voltage is controllable by the external input signal. It is demonstrated that the number of transistors, cells, and interconnections between cells in an r-valued CAM are reduced to less than 1/log2r in comparison with the corresponding binary implementation

Published in:

Multiple-Valued Logic, 1990., Proceedings of the Twentieth International Symposium on

Date of Conference:

23-25 May 1990