Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Timing analysis with crosstalk is a fixpoint on a complete lattice

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hai Zhou ; Dept. of Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA

Increasing delay variation due to capacitive and inductive crosstalk has a dramatic impact on deep submicron technologies. It is now impossible to exclude crosstalk from timing analysis. However, timing analysis with crosstalk is a mutual dependence problem since the crosstalk effect in turn depends on the timing behavior of a circuit. In this paper, we establish a theoretical foundation for timing analysis with crosstalk. We show that solutions to the problem are fixpoints on a complete lattice. Based on that, we prove in general the convergence of any iterative approach. We also show that, starting from different initial solutions, an iterative approach will reach different fixpoints. The current prevailing practice, which starts from the worst case solution, will always reach the greatest fixpoint, which is the loosest solution. In order to reach the least fixpoint, we need to start from the best case solution. The convergence rates for both discrete and continuous models are discussed. Based on chaotic iteration and heterogeneous structures of coupled circuits, techniques to speed up iterations are also provided.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:22 ,  Issue: 9 )