By Topic

A submicron MOSFET model for simulation of analog circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chatterjee, A. ; Texas Instrum. Inc., Dallas, TX, USA ; Machala, C.F., III ; Ping Yang

An efficient MOSFET model for accurate prediction of the drain current and the drain conductance of a short-channel MOSFET is presented. Earlier models for channel length modulation are not suitable for simulating analog circuits for which the drain conductance is important. Empirical expressions derived from measured I-V characteristics are used to fit well the behavior of drain conductance with gate and substrate bias predicted by the model, which thus overcomes the limitations of earlier models. The model was implemented in SPICE, and several simple circuits have been tested without encountering any convergence problems.<>

Published in:

Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE International Conference on

Date of Conference:

7-10 Nov. 1988