By Topic

Memory efficient pass-parallel architecture for JPEG2000 encoding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Dyer ; Sch. of Electr. Eng., Univ. of New South Wales, Sydney, NSW, Australia ; D. Taubman ; S. Nooshabadi

The CAUSAL, RESTART and RESET mode switches, previously used to enable microscopic parallelism and improve throughput, are examined in terms of the memory requirements of the JPEG2000 block coder. An extended pass switching arithmetic encoder (EPSAE) is introduced that aids in the reduction of memory by providing the ability to partially process code-blocks. We show how the use of these switches and the EPSAE can reduce the overall amount of memory required by the block coder by a factor of 7. This reduction is achieved without the necessity of tight synchronization between the DWT and block coder.

Published in:

Signal Processing and Its Applications, 2003. Proceedings. Seventh International Symposium on  (Volume:1 )

Date of Conference:

1-4 July 2003