By Topic

Inverting and latching optical logic gates based on the integration of vertical-cavity surface-emitting lasers and photothyristors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Ping Zhou ; Center for High Technol. Mater., New Mexico Univ., Albuquerque, NM, USA ; Chang, J. ; Schaus, C.F. ; Sun, S.Z.
more authors

Inverting optical logic gates based on the monolithic integration of a vertical-cavity surface-emitting laser (VCSEL) with a heterojunction photothyristor (PNPN) are described. Logic functions INVERT, NAND, and NOR are experimentally demonstrated for the first time using latchable and cascadable PNPN/VCSEL switches, which can be triggered with very low optical energy, while producing high optical gain and optical contrast. These gates are integrable on a single epitaxial structure to provide multifunctional logic and memory arrays.<>

Published in:

Photonics Technology Letters, IEEE  (Volume:4 ,  Issue: 2 )