By Topic

Closed-form analytical thermal model for accurate temperature estimation of multilevel ULSI interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ting-Yen Chiang ; Dept. of Electr. Eng., Stanford Univ., CA, USA ; Saraswat, K.C.

Accurate integrity assessment of on-chip interconnect temperature rise is essential for high performance chip design. This paper presents a compact analytical model for estimating the temperature rise of multilevel ULSI interconnects incorporating via effect. The predicted temperature distributions are shown to be in excellent agreement with the 3-D finite element thermal simulation (ANSYS) results. Additionally, this model provides an efficient approach to analyze realistic chip level interconnect temperature which is extremely difficult to do with ANSYS. Significant difference in temperature distribution and maximum temperature rise is observed between the realistic situation of heat dissipation with vias and the overly simplified case that ignores via effect. The closed-form expression is further applied to evaluate the impact of the interconnect heating on the various design rule parameters and scaling of deep sub-micron Cu/low-k interconnects.

Published in:

VLSI Circuits, 2003. Digest of Technical Papers. 2003 Symposium on

Date of Conference:

12-14 June 2003