By Topic

Low 1/f noise and DC offset RF mixer for direct conversion receiver using parasitic vertical NPN bipolar transistor in deep n-well CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ilku Nam ; Dept. of EECS, KAIST, Daejeon, South Korea ; Young Jin Kim ; Kwyro Lee

RF characteristics of the parasitic vertical NPN bipolar junction transistor (BJT) available in 0.18 /spl mu/m foundry deep n-well CMOS technology are reported for the first time. The experimental results show that the vertical NPN BJT has about 20 of current gain, 7 V of collector-emitter breakdown voltage, 20 V of collector-base breakdown voltage, 40 V of early voltage, 2.3 GHz of cutoff frequency, and 3.5 GHz of maximum oscillation frequency at room temperature. The corner frequency of flicker noise is lower than 4 kHz at 0.5 mA. Double balanced RF mixer using V-NPN shows almost free 1/f noise as well as order of magnitude smaller DC offset with other characteristics comparable with CMOS one and 12 dB flat up to the cutoff frequency, opening the possibility of high performance direct conversion receiver implementation in CMOS technology.

Published in:

VLSI Circuits, 2003. Digest of Technical Papers. 2003 Symposium on

Date of Conference:

12-14 June 2003