Close category search window
 

High performance 25 nm FDSOI devices with extremely thin silicon channel

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)
Krivokapic, Z. ; Technol. Res. Group, AMD, Sunnyvale, CA, USA ; Maszara, W. ; Arasnia, F. ; Paton, E.
more authors

We demonstrate 25 nm mid-gap metal gate fully-depleted silicon on insulator (FDSOI) devices with the highest reported drive current for a single-gate PMOS device (Ion=789 μA/μm and Ioff=27 nA/μm for Vgs-Vt=1.25 V). We observe electron and hole mobility degradation for very thin channels (∼7 nm). Devices show good hot carrier and gate dielectric reliability.

Published in:
VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on

Date of Conference: 10-12 June 2003

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.