By Topic

Characterizing the effects of clock jitter due to substrate noise in discrete-time Δ/Σ modulators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Heydari, P. ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Irvine, CA, USA

This paper investigates the impact of clock jitter induced by substrate noise on the performance of the oversampling ΔΣ modulators. First, a new stochastic model for substrate noise is proposed. This model is then utilized to study the clock jitter in clock generators incorporating phase-locked loops (PLLs). Next, the effect of the clock jitter on the performance of the ΔΣ modulator is studied. It will be shown that substrate noise degrades the signal-to-noise ratio of the ΔΣ modulator while the noise shaping does not have any effect on clock jitter induced by substrate noise. To verify the analysis experimentally, a circuit consisting of a second-order ΔΣ modulator, a charge-pump PLL, and forty multistage digital tapered inverters driving 1pF capacitors is designed in a 0.25μm standard CMOS process. Several experiments on the designed circuit demonstrate the high accuracy of the proposed analytical models.

Published in:

Design Automation Conference, 2003. Proceedings

Date of Conference:

2-6 June 2003