Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

How to make efficient communication, collaboration, and optimization from system to chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Matsuzawa, A. ; Dept. of Phys. Electron., Tokyo Inst. of Technol., Japan

SoC (System on a Chip) is a powerful solution to increase system performance and to reduce system cost, in particular for digital consumer products. SoCs for DVD, DTV, DSC, DVC, and cellular phone are current main LSI products for the digital consumer market. However current SoC has tough issues. A large system will continue to need Soc technology with scaled device; however the number of SoC design will decrease with time. Increase of development time and cost, insufficient performance, insufficient size of market for each application will make the choice of SoC difficult. Embedded circuit of which area is not scalable with technology scaling will make a serious issue in SoC. Cost of this circuit will increase with technology scaling according to A. Matsuzawa (2002). As a result, large analog circuit and some kind of memory will not able to be embedded in future SoC. SiP (System In a Package) looks strong alternative to address this issue. Different devices, such as different technology nodes, different functions, different materials, and some high performance passive devices can be integrated easily in a package. Conventionally some chips do not need to be developed, even if the system configuration and specification are changed. This reduces the development time and cost. Of course, SiP technology has some issues, such as decrease of signal transfer speed, insufficient number of connection, poor design tools, testing and known good die, and reliability. However today is too early to judge this technology is hopeless. We need more time to develop and mature the technology.

Published in:

Design Automation Conference, 2003. Proceedings

Date of Conference:

2-6 June 2003