Cart (Loading....) | Create Account
Close category search window

Systolic array architectures for full-search block matching motion estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Elgamel, M. ; Center for Adv. Comput. Studies, Univ. of Louisiana, Lafayette, LA, USA ; Nallamilli, B.R. ; Bayoumi, M.A. ; Mashaly, S.

We present various systolic architectures for full search block matching motion estimation. Along with one dimensional (N PE's) and two dimensional (N2 PE's) systolic array architectures using 2N, 3N,... ...., N2-N processing elements are also presented. Each of the architectures is analyzed and then compared with others in terms of power consumption, area, delay and noise. Simulation and analysis results of the architectures are presented. The results show the trade-off between the number of processing elements used, processing rate and power dissipation.

Published in:

Digital and Computational Video, 2002. DCV 2002. Proceedings. Third International Workshop on

Date of Conference:

14-15 Nov. 2002

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.