By Topic

Test processor chip design with complete simulation result including reseeding technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ali, M.A.M. ; Dept. of Electr. Electron. & Syst. Eng., Univ. Kebangsaan Malaysia, Selangor, Malaysia ; Islam, S.Z. ; Ali, M.L.

Infected circuits are becoming more complex with increased density. Consequently, IC testing is also becoming more complex according to the complexity and density of ICs. This paper presents the simulation result of a test processor chip design which includes a complete reseeding technique and an effective seed selection. Using linear feed back shift register (LFSR) based test pattern generator (TPG) different test vectors have been applied for efficient result by using 24-bit test length. An improved reseeding technique has been applied for reduced test length and time. RAM and signature analyzer have been used for storage and comparison purpose.

Published in:

Semiconductor Electronics, 2002. Proceedings. ICSE 2002. IEEE International Conference on

Date of Conference:

19-21 Dec. 2002