By Topic

Bottom-oxide scaling for thin nitride/oxide interpoly dielectric in stacked-gate nonvolatile memory cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Mori, S. ; Toshiba Corp., Kawasaki, Japan ; Sakagami, Eiji ; Kaneko, Y. ; Ohshima, Y.
more authors

The authors present results concerning the nitride-oxide (NO) interpoly dielectric in nonvolatile memories. Optimized NO films with a thick top oxide and a thin nitride structure offer sufficient charge retention capability in the 12-nm effective oxide thickness region. However, this structure shows an anomalous threshold voltage increase due to the back tunneling of electrons from the NO film to a floating gate. Such electrons can be injected into the NO film during programming and baking. The magnitude of this voltage depends on the NO film structure and the electric field during the program and bake procedure. Therefore, these phenomena must be taken into consideration in designing the cell structure and its operating conditions. The results obtained are also useful when considering ONO (oxide-nitride-oxide) scaling in the thin bottom-oxide region for nonvolatile memory applications

Published in:

Electron Devices, IEEE Transactions on  (Volume:39 ,  Issue: 2 )