By Topic

CREC: a novel reconfigurable computing design methodology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Creţ, O. ; Comput. Sci. Dept., Tech. Univ. of Cluj-Napoca, Romania ; Pusztai, K. ; Vancea, C. ; Szente, B.

The main research done in the field of reconfigurable computing was oriented towards applications involving low granularity operations and high intrinsic parallelism. CREC is an original, low-cost general-purpose reconfigurable computer whose architecture is generated through a hardware/software codesign process. The main idea of the CREC system is to generate the best-suited hardware architecture for the execution of each software application. The CREC parallel compiler parses the source code and generates the hardware architecture, based on multiple execution units. The hardware architecture is described in VHDL code, generated by a program. Finally, CREC is implemented in an FPGA device. The great flexibility offered by the general-purpose CREC system makes it interesting for a wide class of applications that mainly involve high intrinsic parallelism, but also any other kinds of computations.

Published in:

Parallel and Distributed Processing Symposium, 2003. Proceedings. International

Date of Conference:

22-26 April 2003