By Topic

A new class of computational RAM architectures for real-time MPEG-4 applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sayed, M. ; Dept. of Electr. & Comput. Eng., Univ. of Calgary, Alta., Canada ; Badawy, W.

This paper presents a new class of Computational RAM (C-RAM) architectures for real-time MPEG-4 applications. The proposed C-RAM architecture consists of an embedded SRAM and number of processing elements working in parallel to process the data stored in the memory. The processing elements are working as a single instruction multiple data (SIMD) architecture. Each processing element is used to process one memory column. The proposed class of C-RAM architectures has been used for MPEG-4 block-based motion estimation, which is the most computational intensive task in the encoder. The proposed architecture has been designed, prototyped, and simulated for 0.18 μm CMOS TSMC technology. The simulation results show a promising performance of the proposed class of C-RAM architectures in video coding applications; it can process up to 126 frames per second with clock frequency 100 MHz.

Published in:

System-on-Chip for Real-Time Applications, 2003. Proceedings. The 3rd IEEE International Workshop on

Date of Conference:

30 June-2 July 2003