By Topic

On using finite segment methods and images to establish the effect of gate structures on inter-junction inductances in RSFQ circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Fourie, C.J. ; Dept. of Electr. & Electron. Eng., Univ. of Stellenbosch, Matieland, South Africa ; Perold, W.J.

Several programs exist that calculate inductance in line structures. Some can even handle corners and holes in the ground plane. However, real structures in superconducting electronics are often more complex, and more elaborate techniques are needed to provide a reliable estimate of inductance, especially over very short intra-gate distances. A technique implemented with a modified version of FastHenry is discussed, whereby any inter-junction inductance in RSFQ circuits, in the vicinity of complex three-dimensional structures, junction cover pads and damping resistors, can be estimated. Placement of the reflection plane for the method of images is also discussed, together with the effect of segmentation size, and various results presented.

Published in:

Applied Superconductivity, IEEE Transactions on  (Volume:13 ,  Issue: 2 )