By Topic

Piecewise continuous linear interpolation of the sine function for direct digital frequency synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. M. P. Langlois ; Dept. of Electr. & Comput. Eng., R. Mil. Coll. of Canada, Kingston, Ont., Canada ; D. Al-Khalili

This paper discusses the design of Direct Digital Frequency Synthesizers (DDFS) based on the linear interpolation of the sine function. The problem of approximating the sine function within a desired error bound is specifically considered. The use of linear segments is favorable for hardware implementation because of the low processing complexity requirements. A relation between the minimum number of linear segments, the resolution with which segment slopes are expressed, and the achievable precision is derived. Tradeoffs between memory storage requirements and computational complexity are identified, and architectural and implementation issues are discussed. Example designs achieving; 8, 10 and 12 bits of amplitude resolution with 59, 77 and 86 dBc of Spurious Free Dynamic Range (SFDR) are presented.

Published in:

Microwave Symposium Digest, 2003 IEEE MTT-S International  (Volume:1 )

Date of Conference:

8-13 June 2003