A synthesis-for-transparency approach for hierarchical and system-on-a-chip test | IEEE Journals & Magazine | IEEE Xplore