By Topic

A 0.5-V 1-μW successive approximation ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
J. Sauerbrey ; Corporate Res., Infineon Technol. AG, Munich, Germany ; D. Schmitt-Landsiedel ; R. Thewes

A successive approximation analog-to-digital converter (ADC) is presented operating at ultralow supply voltages. The circuit is realized in a 0.18-μm standard CMOS technology. Neither low-VT devices nor voltage boosting techniques are used. All voltage levels are between supply voltage VDD and ground VSS. A passive sample-and-hold stage and a capacitor-based digital-to-analog converter are used to avoid application of operational amplifiers, since opamp operation requires higher values for the lowest possible supply voltage. The ADC has signal-to-noise-and-distortion ratios of 51.2 and 43.3 dB for supply voltages of 1 and 0.5 V, at sampling rates of 150 and 4.1 kS/s and power consumptions of 30 and 0.85 μW, respectively. Proper operation is achieved down to a supply voltage of 0.4 V.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:38 ,  Issue: 7 )