By Topic

A slew-rate controlled output driver using PLL as compensation circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Soon-Kyun Shin ; Mixed Signal Core Group, Samsung Electron. Co. Ltd., Kyunggi-Do, South Korea ; Seok-Min Jung ; Jin-Ho Seo ; Myeong-Lyong Ko
more authors

A slew-rate controlled output driver adopting the delay compensation method has been implemented using 0.18-μm CMOS process for storage device interface. A phase-locked loop (PLL) is used to generate compensation current and constant delay time. The compensation current reduces the slew-rate variation over process, voltage, and temperature variation of the output driver. The constant delay time, which is generated by the replica of the voltage-controlled oscillator in the PLL, reduces the slew-rate variation over load capacitance variation. Such an output driver has 25% less variation at slew rate than that of the conventional output driver. The proposed output driver is able to meet UDMA100 interface that specifies load capacitance ranging from 15 to 40 pF and slew rate from 0.4 to 1.0 V/ns.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:38 ,  Issue: 7 )