By Topic

System architecture and ASICs for a MIMO 3GPP-HSDPA receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Davis, L.M. ; Bell Labs Res., Lucent Technol., Sydney, NSW, Australia ; Garrett, D.C. ; Woodward, G.K. ; Bickerstaff, M.A.
more authors

Multiple-input multiple-output (MIMO) technology has been proposed for the high speed downlink packet access (HSDPA) extension to the 3GPP mobile wireless standard to achieve high data throughput with significantly increased spectral efficiency. Data is encoded, interleaved, spread and transmitted over multiple antennas. This paper presents an architecture for a baseband MIMO HSDPA receiver. The architecture is based on two prototype silicon devices that perform MIMO detection and turbo decoding. System simulations prove the high performance potential of the MIMO proposal for HSDPA. Furthermore, the acceptable complexity of both devices demonstrates the practicality of a single chip solution for an HSDPA MIMO receiver.

Published in:

Vehicular Technology Conference, 2003. VTC 2003-Spring. The 57th IEEE Semiannual  (Volume:2 )

Date of Conference:

22-25 April 2003