By Topic

Rapid scheduling of efficient VLSI architectures for next-generation HSDPA wireless system using Precision C synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yuanbin Guo ; Nokia Res. Center, Irving, TX, USA ; Gang Xu ; McCain, D. ; Cavallaro, J.R.

In this paper, an efficient design flow integrating Mentor Graphics Precesion C and HDL designer is derived. In this hybrid prototyping environment, efficient FPGA architectures are scheduled rapidly with specific hardware resource/ timing/architecture constraints from C/C++ level modeling by allocating the usage of functional units and real-time requirements. Using this methodology, a system-on-chip architecture for the next-generation CDMA system, i.e., HSDPA system, is prototyped rapidly. Advanced algorithms including chip-level equalizer, turbo codec and clock tracking, frequency offset compensation, are scheduled with Precesion C. A relatively more area/timing efficient RTL architecture is generated automatically and integrated with other design blocks in HDL designer, then implemented efficiently in Xilinx FPGAs. This new design flow demonstrates productivity improvement of 2X for typical wireless communication algorithms and reduces the risk of product development dramatically.

Published in:

Rapid Systems Prototyping, 2003. Proceedings. 14th IEEE International Workshop on

Date of Conference:

9-11 June 2003