By Topic

Systematic test program generation for SoC testing using embedded processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tehranipour, M.H. ; Center for Integrated Circuits & Syst., Texas Univ. at Dallas, Richardson, TX, USA ; Nourani, M. ; Fakhraie, S.M. ; Afzali-Kusha, A.

Embedded processors are now widely used in system-on-chips. The computational power of such processors and their ease of access to/from other embedded cores can be utilized to test SoCs. This paper presents a software-based testing of embedded cores in a system chip using the embedded processor We present a methodology to systematically generate test programs that test the processor and other cores in system chip. The method requires almost no overhead but provides great flexibility in terms of structural/fault coverage, test mechanism and future reuse.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003