By Topic

Efficient core designs based on parameterized macrocells with accurate delay models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mansour, M.M. ; Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA ; Mehrotra, A.

A new design methodology targeted for core-based designs using parameterized macrocells (PMCs) is proposed. This methodology provides the flexibility for instance-based cores to be easily customized for application specifics. By using few scaling parameters to characterize a PMC, a macrocell can be instantiated in virtually any size depending on the required performance. Moreover, new macro delay and peak current models which are function of the PMC scaling parameters are proposed. These models enable accurate delay and peak current predictions at the subsystem/core level. The macro delay model is suitable for use in a delay optimizer to determine the optimum scaling parameters of individual PMC's in a core. The peak current model is useful for computing the peak current drawn by a PMC which allows efficient power rails sizing in order to address power grid reliability issues. A PMC library has been developed using the proposed methodology and used to design cores for communications applications. To demonstrate the effectiveness of the proposed methodology, a subsystem used in a channel decoder application was synthesized using this library where the individual PMC's were optimized for delay. The resulting custom-quality layout has an area of 50 × 100 μm2 and a delay of 1.6 ns in 0.18 μm, 1.8 V CMOS technology.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003