By Topic

CSD multipliers for FPGA DSP applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Soderstrand, Michael A. ; Sch. of Electr. & Comput. Eng., Oklahoma State Univ., Stillwater, OK, USA

The canonic sign digit (CSD) number system is both a technique for representing fixed-point numbers and an algorithm for multiplying one fixed-point number by another. Through the addition of look-up-table (LUT) based control logic, the simple CSD scaler (ie: fixed-coefficient multiplier) can be converted to a hardware-efficient full four-quadrant multiplier with applications in adaptive filters, digital up-converters and down-converters, Two novel circuits are designed to take advantage of the Xilinx FPGA architecture to provide simple, yet hardware-efficient multipliers. The multipliers are designed for application in adaptive digital filters, Fourier transforms, and other DSP applications that require an efficient four-quadrant multiplier.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003