Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Clock recovery in high-speed multilevel serial links

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Musa, F.A. ; Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada ; Carusone, A.C.

This paper introduces a simple and hardware efficient clock recovery method for high speed serial links and compares its performance with conventional techniques. Conventional methods are conceptually complex and difficult to realize since they rely on data transitions to recover the clock by oversampling the received signal. In contrast, the new method monitors one or more signal levels and aligns the clock sampling phase with the maximum vertical data eye opening by using the minimum mean squared error algorithm. Besides being easily implementable in a standard CMOS technology, this new method requires only baud rate sampling and is independent of the data transition density. Behavioral simulations predict superior performance of this method compared to a conventional bang bang phase detector based architecture.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003