By Topic

A low power delayed-clocks generation and distribution system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kio, S. ; Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA ; Chong, K.H. ; Sechen, C.

Many new dynamic logic family techniques require a chain of delayed clocks separated by a time that is usually less than a buffer delay. This paper presents a technique to generate these clocks and distribute them to the logic gates. The system has tuning abilities so that even with process-voltage-temperature (PVT) variation in the distribution paths, it can correct itself. Extraction results for a 0.18um process showed +/- 3ps deviation from a nominal 50ps clock separation for a chain of 10 clocks at 1GHz.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003