By Topic

Parameterized and low power DSP core for embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ya-Lan Tsao ; Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan ; Ming Hsuan Tan ; Jun-Xian Teng ; Shyh-Jye Jou

Conventional ASIC designs are hard to customize. Therefore DSP core-based ASIC design has a potentially large payoff. This approach not only supports improved performance but also shortens the time-to-market. An embedded DSP was proposed, and for better performance and flexibility we design a parameterized and low power DSP core generator. A dual MAC unit, sub-word multiplier, and some function-specific blocks are adapted to accelerate communication system applications. The Gray code addressing mode, pipeline sharing and advanced hardware looping are designed to reduce power consumption at the architecture level. The generator uses a graphical user interface (GUI) and can generate synthesizable Verilog code of the embedded DSP core according to user specifications.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003