By Topic

Design of MUX, XOR and D-latch SCL gates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Alioto, M. ; Dipt. di Ingegneria dell''Informazione, Siena Univ., Italy ; Palumbo, G.

This paper addresses the design of source-coupled logic (SCL) gates, extending previous results obtained in the simple case of an inverter. The design strategy is applied to MUX, XOR and D-latch SCL gates, and is based on a simple model of their speed and noise margin. Design equations are found to size bias current and transistors' aspect ratio for assigned constraints on speed, power consumption and noise immunity. The expressions found are sufficiently simple for pencil-and-paper calculations and highlight the tradeoffs involved in the design. Simple design criteria are derived in typical design cases where a high speed, a low power consumption or a tradeoff are targeted. Results are validated by extensive simulations on a 0.35 μm CMOS process.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003