By Topic

A coding method for 123 decision diagram pass transistor logic circuit synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. Avci ; Electron. & Commun. Eng. Dept., Yildiz Univ., Istanbul, Turkey ; T. Yildirim

Pass transistor logic (PTL) circuits are known for their smaller silicon area usage, low power consumption and reduced delay advantages. The 123 decision diagram is a very effective PTL synthesis tool based on binary decisions. It realizes a logic function using NMOS pass transistors with CMOS restoring buffers. At the same time, layout of the circuit for a two metal process is obtained by this diagram. A special coding is required to apply the 123 decision diagram. Until now, the coding for the diagram has not been explained. In this paper, a very easy and effective coding method for circuit synthesis and simplification with 123 decision diagrams is proposed.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003