By Topic

Shift-accumulator ALU centric JPEG2000 5/3 lifting based discrete wavelet transform architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tan, K.C.B. ; Inst. of Micro & Nano Syst., Edinburgh Univ., UK ; Arslan, T.

This paper presents a novel (low arithmetic unit count) hardware architecture for performing lifting-based JPEG2000's 5/3 Discrete Wavelet Transform (DWT). The architecture is built around parallel Shift-Accumulator Arithmetic Logic Units (ALUs) which can encode (with implicit embedded extension) up to five levels of transformation. The proposed architecture, which consists of three adders, two subtractor-adders and five shifters, has a significantly lower hardware count compared to the architectures proposed by K. Andra et. al. (2002) and C-J. Lian et. al. (2001). In addition, the architecture has an efficient memory organisation, which uses lesser amount of embedded memory for processing and buffering. In this paper, we present the architecture and demonstrate that it closely adheres to the JPEG2000's specification while reducing the hardware requirements and hence area and power consumption.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003