By Topic

A flexible LUT-based carry chain for FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Lodi, A. ; Adv. Res. Center on Electron. Syst., Bologna Univ., Italy ; Chiesa, C. ; Campi, F. ; Toma, M.

In this paper we propose a new type of carry chain designed for FPGAs, which allows good performance with a limited area occupation dedicated to the chain. The main features of our chain are full uniformity in the bidimensional tile array, as well as the absence of constraints in the operand size and in the position of any logic resource. The flexibility of this chain is such that a wide class of functions can be mapped, differently from other existing solutions designed only for adders. This carry chain has worked properly on a test chip developed by using 0.18 μm CMOS STMicroelectronics technology.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003