By Topic

A low-complexity power-efficient signaling scheme for chip-to-chip communication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Farzan, K. ; Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada ; Johns, D.A.

Multi-level signaling can be used to reduce the number of required signal paths. However, it needs more power to combat its impact on bit error rate (BER). It has been shown that coding theory can be used to alleviate this problem. The complexity of these coding schemes is a major concern for high-speed implementation. This paper describes a novel low-complexity method for an analog implementation of a previously proposed coding scheme. This new architecture not only reduces the complexity of the receiver but also improves its performance. Moreover, a more realistic model for the channel, which takes into account the effect of reflection and inter-symbol interference (ISI), is developed. Simulation results show that this scheme provides roughly 5 dB gain over the ordinary 4-PAM scheme for two practical channels in chip-to-chip communication.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:5 )

Date of Conference:

25-28 May 2003