A low-power systolic array-based adaptive Viterbi decoder and its FPGA implementation | IEEE Conference Publication | IEEE Xplore