By Topic

Quadrature direct digital frequency synthesizers: area-optimized design map for LUT-based FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Cardells-Tormo, F. ; R&D, Hewlett-Packard Co., Sant Cugat Del Valles, Spain ; Valls-Coquillat, J.

This paper deals with the FPGA-implementation of quadrature direct digital frequency synthesizers (QDDFS), and in particular with those based on CORDIC, interpolation and memory compression. We provide results of maximum throughput, i.e. 302 MHz, when mapping QDDFS architectures on current LUT-based field-programmable technology. We take into account those VLSI design guidelines that work well on FPGAs and architectural considerations to design efficient (in terms of area and throughput) QDDFS, up to 56% faster than commercial cores. Finally, we present a design map that combines the phase-to-amplitude techniques reviewed in this article so as to minimize the overall area.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:2 )

Date of Conference:

25-28 May 2003