By Topic

A low-power, memoryless direct digital frequency synthesizer architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Palomaki, K.I. ; Digital & Comput. Syst. Lab., Tampere Univ. of Technol., Finland ; Nittylahti, J.

In this paper, a compact, low-power, memoryless direct digital frequency synthesizer architecture based on Taylor series approximation is presented. For improved performance, two reference points are applied to the sine and cosine approximation. The advantages of using two reference points include low power consumption, small design area and improved approximation accuracy. Also, a design example outperforming the area and power consumption of the traditional look-up table approach by 10% is presented. The design size is 10,282 transistors and the average power consumption 8.8 mW at 30 MHz system clock.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:2 )

Date of Conference:

25-28 May 2003